DEVELOPMENT OF THE DATA TRANSFERING SYSTEM USING SOC

Raisa Malcheva, PhD Hazim Naaem, MA Donetsk National Technical University, Ukraine

Abstract

The aim of work was analyzes of SoC and design of the wireless data transfer system. The modern industrial control systems and technologies connected to design of data transfering systems are analyzed. Advantages of implementation of such systems on FPGA are described. The Dispatching automation system "KARJER" is described. System controls navigational parameters (coordinates, speed) of vehicles as well as condition of onboard equipment like truck body load and amount of fuel left in its fuel tank. Information gets collected using GPS technologies. To improve the parameters of this system for determination of objects positions it was proposed to receive data from several sources and send them to the user by means of GSM modules and short messages of the SMS. Design of data transfering system is considered. It constructs of two serial input-output ports to exchange data with GPS and GSM modules and processor. For programming and simulation of the main blocks of the transfering system the following software are used: Xilinx ISE Design Suite; Aldec Active HDL; Quartus II Web Edition. To develop and test the board Xilinx Spartan-3E Starter Kit and software Xilinx ISE Design suite are used. Results of HDL simulation of developed system are shown. The developed controller can be used as basic for development of industrial devices of specialized assignment; the received results also can be used as a bright example for the students training.

Keywords: System on a chip, reciever, transmitter, FPGA, HDL - model

Introduction

One of principal directions of systems on a chip (SoC) applications is developing of special purpose monitoring devices. Depending on assignment the SoC can operate with digital, analog, analog-to-digital signals, and also radio frequencies band. As a rule, similar devices are applied in portable and embeddable systems. The market of similar systems permanently grows. It means relevance of their development, and also research of methods design and interaction. SoC can be implemented on FPGA. This approach has the following advantages: smaller costs of development and prototype creation; multiple adjustment of the project; use of well checked serial chips; possibility for debugging and testing "in parts"; possibility to extension of the device function; support the principle of reconfiguration [1].

The aim of work was analyzes of SoC and design of the wireless data transfer system. Thereby assigned and solved the following tasks:

- the analysis of the modern industrial control systems and technologies connected to design of data transfering systems;

- the analysis of algorithms of reconfigurable systems creation, including standard SoC;

- development of the data transfering system using SoC;

- simulation of the developed system on VHDL.

Main Text

As an example of modern industrial control systems the Dispatching automation system "KARJER" [2] is analyzed (fig.1).



It solves different tasks in the fields of control and management of mining transportation complex as well as optimizes quarrying process. System updates dispatchers and management staff with information on current condition of vehicles, number of trips completed, amount of cargo transported and fuel consumed, and other parameters that characterize freight flow activities. System controls navigational parameters (coordinates, speed) of vehicles as well as condition of onboard equipment like truck body load and amount of fuel left in its fuel tank. Information gets collected using GPS technologies (Global Positioning System). Data gets transferred in the dispatching center automatically in digital format over VHF radio channel. System ensures operative graphical representation of collected information on remote user terminals in corporate dispatching center and stores it for further recording and analysis.

The main of onboard controller is data transmission systems. To improve the parameters of Dispatching system for determination of objects positions it was proposed to receive data from several sources and send them to the user by means of GSM modules and short messages of the SMS. Formats of messages are shown on fig.2.



To do this it is necessary to perform sending through port in the GSM module specially created line; receive acknowledgment reception (symbol «>»); then perform the sending of text messages (up to 140 symbols in the Latin alphabet); and, in case of successful receiving, accept from GSM answer «OK».

To implement of these functions the data transfering system (fig.3) constructs of two serial input-output ports to exchange data with GPS and GSM modules and processor. For programming and simulation of the main blocks of the transfering system the following software are used: Xilinx ISE Design Suite; Aldec Active HDL; Quartus II Web Edition. The project contains nine files with the description of devices and one library for used data types and constants.



Fig.3. Structure of data transfering system

For the project, based on chip of XC3S500E, it is enough to use 8 bit ALU, 256 bytes of data memory, 256 words of commands memory and 16 bit data buffer for ports of inputoutput FIFO. To develop and test the board Spartan-3E Starter Kit (Xilinx. [3]) and software Xilinx ISE Design suite are used (fig.4).

Signals Hotkeys Predefined		
Signals: Name Type ✓ CLK Clock ✓ RST Formula ✓ wr_uart Formula ✓ rx Clock ✓ w_data Formula	Type: Clock f(t) Formula Value	Forces a waveform defined by a textual formula. value: ime offset: repeat above sequence every: Enter formula: 0 0 nt X"04" 40 ns VUU" 60 ns Accept format.
Display paths Save		Apply Strength: Override 💌

Fig.4. Demonstration of Xilinx ISE Design suite using

Figure 5 shows the time diagram of the output port, test frequency is accepted 50 MHz. The next lines are shown: CLK - input clock signal (50 MHz); RST - reset signal; w_data - output byte; tick - resample the signal from the baud rate generator; tx - output port line; array_reg - an array of data FIFO buffer. Thus on the first clock period with the high front of a signal (from 20 ns to 40 ns) performed reset for resetting to zero all registers and establishment of the initial values. Then (in an interval of 40 - 60 ns) in the output register are written 0A value (in binary - 00001010).

Signal name	Value	800						
DH CLK	0	868.58						
⊳-RST	0							
⊞ ⊳ -w_data	UU							
nr tick	0							
-e tx	0							
🖂 л array_reg	, 00, 00, 00, 00,	01010000						
⊞ π r array_reg[15]	00							
🕀 🕂 array_reg[14]	00							
🕀 лг array_reg[13]	00							
🕀 лг array_reg[12]	00							
🕀 лг array_reg[11]	00							
🕀 лг array_reg[10]	00							
🕀 лг array_reg[9]	00							
🕀 лг array_reg[8]	00							
⊞ π r array_reg[7]	00							
🕂 лг array_reg[6]	00							
<mark>⊞ лл</mark> array_reg[5]	00							
🕀 лг array_reg[4]	00							
<mark>⊞ лл</mark> array_reg[3]	00							
🕀 лг array_reg[2]	UU							
🕀 лг array_reg[1]	UU							
🕀 лг array_reg[0]	0A							

Fig.4. Time diagram for data transmission port

It is necessary to note, that transmission of binary data performed sequentially, therefore reading output byte is performed in the opposite direction. To receive data on input line \mathbf{rx} a periodic signal with a frequency of 9600 Hz is generated. The simulation result is shown on Fig. 5 (rx- input data line; r_data-byte received; array_reg - buffer FIFO).



Fig.5. The time diagram of the data receiving port

Also the special processor is developed. It performs the basic arithmetic operations (addition, subtraction, increment), as well as the bit-wise logical operations to verify the data correctness. Processor uses two types of memory: code memory to store instructions and data memory. Fig.6. demonstrates a program fragment.

	120202020			Signal name	e	Value		1 40) (-	÷ 🏘 🕹	5 ar 🔸	120 😛	1 N.
0	0000			D- CLK		1 t	00						130 ns
1	40AA	movC	rO.AA	P-RST			0					-	
2	101111	11.0 • 0	10,111	P-RE			1	100			0 V 00	~	~ ~
2	41BB	movC	rI,BB	E o DATA	OUT	00				40AA X 41	5B X 42Ci	÷	<u></u>
4	42CC	movC	r2,CC	⊕ nr instr		42	cc i))))) X	XXX	× X 40	AA X 4168	5 1 42	πχ
5	0000		eser an e r, and out	🕀 🖈 REGS		AA, 00, 00,	00	×	00,	00, 00, 00			
6	0000											4	
7	71BB	CMP 1	cl,BB										
8	910F	CALL	1,0F -	jump †	to OF i	.f r1==	=вв,	st	ack				
9	0000		\$6 . .										
10	0000												
11	0000		Sig	nal name	Value	· 240 · ·	28	o · ·	• 320		360	(4 (• • 49
12	0000			CLK	0								
12	0000			RST	0						-	-	
13	0000			ADDR	08	A0 X 60	<u>X_0F_X</u>	10 X	11 X	12 X	13	14	X OB
14	0000			r instr	0000	910F X	000	X	V V	C102 X	F000 X	_	-
15	0000			REGS	AA, BB, CC 77		AA, BB,	CC, 00		x	~		
16	0000		E 1	stack	, 00, 00, 00,	X (08,)	0, 00, 00, 00,	00, 00, 00, 0	0, 00, 00, 0	0, 00, 00, 00,	.00 X		
17	C102	XOR 1	rl vor	r2 -	> r3								
т,	OT 02	NOK 1	T VOI	14 .	~ I J								
18	F000	RET	stack										
			-										

Fig.6. Demonstration of a program fragment.

Simulation using Xilinx ISE Design suite allows to develop effective data transfering system.

Conclusion

This paper demonstrates the results of designing and simulation of the data transfering system. The developed controller can be used as basic for development of industrial devices of specialized assignment; the received results also can be used as a bright example for the students training.

References:

B. Brodersen. Wireless Sytem-on-a-Chip Design. – http://bwrc.eesc.berkelay.edu http://vistgroup.ru., http://xilinx.com