FPGA BASED DESIGN OF 1D DCT/IDCT FOR MIMO OFDM CHANNEL ESTIMATION

Shazeeda

School of Electrical & Electronic Engineering, Universiti Sains Malaysia (USM), Engineering Campus, Seberang Perai Selatan, Nibong Tebal, Pulau Pinang, Malaysia

T.M. Shashidhar

Electronics and Communication Department, Vijaya Vittala Institute of Technology, Bengaluru, Karnataka, India

B.G. Anupama

Department of Electronics and Communication, Alpha College of Engineering, Bengaluru, Karnataka, India

A.C. Chandini

Department of Electronics and Communication, Sir M.Vishweshwaraya.Institute of Technology, Bangalore, Karnataka, India

Abstract

Orthogonal frequency division multiplexing (OFDM) is a popular digital modulation scheme for high data rate wireless transmission. A multi input multi output (MIMO) configuration is the combination of multiple antennas at the transmitter and receiver enhances the operation of OFDM. In this paper, a study of channel estimator for less complexity and good channel tracking ability for MIMO-OFDM wireless transmission is carried out. An estimator with combination of Least Square Error (LSE) estimator with Discrete Cosine Transform (DCT) is designed as the channel estimator for MIMO-OFDM system for wireless transmission. The designing is simulated and validated using ModelSim which is a functional hardware simulation, and the Verilog source code is synthesized for Vertex 5 Field Programmable Gate Array (FPGA) component. It is observed that the LSE reduces the complexity, whereas DCT increases the efficiency of the transmission.

Keywords: Orthogonal frequency division multiplexing, Least Square Error, Discrete Cosine Transform, channel estimation

Introduction

Wireless Systems operate in an environment which has some specific properties compared to fixed wire line systems and this requires special design considerations. In a wired network, there are no fast movements of terminals or reflection points and the channel parameters change very slowly. The time dispersion is less severe in a wired system, though it might still be a hard problem due to high data rates. Due to the changes of the terminals in mobile communication system, the received signal strength as well as the phase of the received signal change rapidly. The signal transmitted over the radio channel is reflected by buildings and other means of transportation on the ground, leading to different paths to the receiver. Hence if the length of the paths differs, the received signal will contain several delayed versions of the transmitted signal according to the channel impulse response. For the transmission of data such as video, high quality audio and mobile integrated service, the digital networks require high bit rates. High bit rate transmission of data over mobile radio channels, causes channel impulse response to extend over many symbolic periods which lead to Inter Symbol

response to extend over many symbolic periods which lead to Inter Symbol Interference (ISI). In wireless communication systems, Orthogonal Frequency Division Multiplexing (OFDM) is commonly used for the data transmission. OFDM has the capability to transmit high data rate signals with large bandwidth efficiency and avoids multi path delay (Coleri, 2002). The performance of the communication system requires accurate channel estimation, as OFDM uses the coherent receivers. There are mainly two methods of channel estimation in OFDM, they are pilot aided channel estimation and blind channel estimation. Due to complexity and slow estimation and blind channel estimation. Due to complexity and slow convergence, blind channel estimation is not commonly used in channel estimation process, whereas the pilot aided channel estimation gives high accuracy and it has high processing speed, and thus it is commonly used in channel estimation (Wang, 2012). In order to achieve high data rate transmission, multiple input multiple output (MIMO) communication systems are implemented with OFDM technique over broad band wireless channels. The capacity of the system and diversified gain can be improved by MIMO systems. Hence the new generation wireless transmission uses the combination of MIMO and OFDM technologies (Diallo, 2009). In MIMO-OFDM systems the channel state information (CSI) is usually required at the OFDM systems, the channel state information (CSI) is usually required at the receiver side and thus sub channels between each antenna link have to be individually estimated. Dynamic channel estimation is necessary as radio channel are frequency selective and time-dependent. Channel estimation based on pilots with transform domain noise reduction is known as smoothing which is implemented in coherent MIMO-OFDM receiver. In order to significantly reduce the noise on the estimated channel coefficients, the Discrete Fourier Transform method is employed. However, "border effect" may occur when the number of Inverse Fast Fourier Transform points is different from the number of modulated subcarriers. This may be a real problem because the vast majority of modern multicarrier systems contain null carriers at the spectrum extremities. DCT can be instead of DFT for mitigating the impact of the "border effect" owing to its capacity to reduce the high frequency components in the transform domain at the price of a weaker noise reduction (Kobayashi, 2004). Nevertheless, the complexity and latency of the classical DCT may cause problems, especially in MIMO-OFDM systems where all the subchannels between the antenna links have to be individually estimated. To reduce the complexity implementation, the present study proposed to divide the whole DCT window into small overlapping blocks and reported the use of Modified DC algorithm to further reduce the channel estimation complexity. In addition, the present study also reported a hardware implementation of the proposed channel estimation design for Vertex 5 FPGA component.

Mimo - OFDM model

Selection of carrier spacing, so that the subcarrier is orthogonal to the other subcarriers in multicarrier modulation is defined as OFDM. The two signals are orthogonal if their dot product is zero. Large number of closely spaced orthogonal subcarriers, transmitted in parallel is used in OFDM. These subcarriers are modulated with the conventional modulation method such as Quadrature Phase Shift Keying, Quadrature Amplitude Modulation etc. (Kobayashi, 2004). The Figure 1(a) shows the spectrum of orthogonal carrier signal and Figure 1(b) shows the time domain representation of orthogonal carrier.

1.0



Figure1(a): Spectrum of Orthogonal carriers representation

Figure1(b): Time domain of Orthogonal carriers

As the subcarriers are orthogonal to each other the spectrum there is no interference between the carrier, allowing them to be as close as possible. Mathematically, we consider the signal ψ then,

$$\int_{0}^{T} \varphi_{p}(t)\varphi_{q}^{*}(t) = k \text{ for } p = q$$

= 0 for $p \neq q$ 1

Where φ_p and φ_q are pth and qth element in the set. The signals are orthogonal if the integral value is zero and T is a time period of the signals.

To generate a baseband OFDM symbol, a serial digitized data stream is first modulated using common modulation schemes such as the phase shift keying (PSK) or quadrature amplitude modulation (QAM). These data symbols are then converted to parallel streams before modulating subcarriers. Subcarriers are sampled with sampling rate N /T, where N is the number of subcarriers and T is the OFDM symbol duration. The frequency separation between two adjacent subcarriers will be 2π / N, and the samples on each subcarrier are summed together to form an OFDM sample. An OFDM symbol generated by an N-subcarrier OFDM system consists of N samples and the m-th sample of an OFDM symbol is given by

 $X_m = \sum_{n=1}^{N} e^{j2\pi mn}/N$ $0 \le m \le N-1$ 2 where X_n is the transmitted data symbol on the nth carrier. Equation 2 is equivalent to the N-point inverse discrete Fourier transform (IDFT) operation on the data sequence with the omission of a scaling factor. It is well known that IDFT can be implemented efficiently using inverse fast Fourier transform (IFFT). Therefore, in practice, the IFFT is performed on the data sequence at an OFDM transmitter for baseband modulation and the FFT is performed at an OFDM receiver for baseband demodulation. The subchannel bandwidth is given by

$$f_{samp} = \frac{1}{T} = \frac{t_{samp}}{N}$$
 3

where f_{samp} is the sample rate and T_s is the symbol time. Finally, a baseband OFDM symbol is modulated by a carrier to become a band pass signal and transmitted to the receiver. In the frequency domain, this corresponds to translate all the subcarriers from baseband to the carrier frequency simultaneously (Diallo, 2010).

The block diagram of MIMO-OFDM is as shown in Figure 2. The binary information is first grouped and mapped ac-cording to the modulation in "signal mapper" (Colieri, 2002). After inserting pilots either to all subcarriers with a specific period or uniformly between the information data sequence, IDCT block is used to transform the data sequence of length into time domain signal with the following equation,

$$x(n) = IFFT\{X(K) = \sum_{K=0}^{n-1} X(K) e^{j2\pi kn} / N$$
4



For $n = 0, 1, \dots, n-1$, where N is the number of FFT points and k the subcarrier index.

Figure 2. Block Diagram of MIMO-OFDM

After IDCT block, guard time is chosen to be larger than the expected delay spread, is inserted to prevent inter-symbol interference. This guard time includes the cyclically extended part of OFDM symbol in order to eliminate inter-carrier interference (ICI). The use of the cyclic prefix (*CP*) allows both the preservation of the orthogonality between the tones and the elimination of ISI (inter symbol interference) between consecutive OFDM symbols (Chen, 2006). The transmitted signal x(n) will pass through the frequency selective channel with additive noise. The received signal is given by the following equation,

 $y(n) = x(n) \otimes h(n) + w(n)$ 5 where w (n) is Additive White Gaussian Noise (AWGN) and h (n) is the channel response.

Modified Discrete Cosine Transform

The modified discrete cosine transform (MDCT) is a lapped transform based on the discrete cosine transform, with the additional property of being lapped. It is designed to be performed on consecutive blocks of a larger dataset, where subsequent blocks are overlapped so that the last half of one block coincides with the first half of the next block. This overlapping, in addition to the energy-compaction qualities of the DCT, makes the MDCT especially attractive for signal compression applications, since it helps to avoid artifacts stemming from the block boundaries. As a result of these advantages, the MDCT is employed in most modern lossy audio formats (Princen 1987).



As a lapped transform, the MDCT is a bit unusual compared to other Fourier-related transforms as it has half as many outputs as inputs (instead of the same number). It is a linear function $F: \mathbb{R}^{2N} \to \mathbb{R}^{N}$ (where \mathbb{R} denotes the set of real numbers). The 2N real numbers x_0, x_{2N-1} are transformed into the N real numbers X_0, X_{N-1} given as

 $X(K) = \sum_{N=0}^{n-1} x(n) \cos\left[\frac{\pi}{2N} \left(2n + 1 + \frac{N}{2}\right) (2K+1)\right]$ where K=0, 1.....(N/2)-1.

As there are different numbers of inputs and outputs, it may look that the MDCT should not be invertible. However, perfect invertibility is achieved by adding the overlapped inverse MDCTs of subsequent overlapping blocks, causing the errors to *cancel* and the original data to be retrieved, this technique is known as time-domain aliasing cancellation (TDAC). The IMDCT transforms N real numbers X_0 , X_{N-1} into 2N real numbers y_0 , y_{2N-1} is given as

$$\hat{x}(n) = \sum_{N=0}^{N/2^{-1}} X(K) \cos\left[\frac{\pi}{2N}\left(2n+1+\frac{N}{2}\right)(2K+1)\right]$$
where n=0, 1, 2....N-1[9].

Channel Estimation Method

A wideband radio channel is normally frequency selective and time variant. For an OFDM mobile communication system, the channel transfer function at different subcarriers appears unequal in both frequency and time domains. Therefore, a dynamic estimation of the channel is necessary. Pilotbased approaches are widely used to estimate the channel properties and correct the received signal (Princen, 1986).

Figure 4 shows the block type pilot channel estimation. In the block type arrangement the pilot signal assigned to a particular OFDM block, which is sent periodically in time-domain. This type of pilot arrangement is especially suitable for slow-fading radio channels, because the training block contains all pilots, channel interpolation in frequency domain is not required. In block-type pilot based channel estimation, OFDM channel estimation symbols are transmitted periodically, in which all sub-carriers are used as pilots. If the channel is constant during the block, there will be no channel estimation error since the pilots are sent at all carriers (Bhoyar, 2012).



Figure 4. Block type pilot arrangement

Least Square Channel Estimation

In MIMO systems, the received signal is a superposition of N_t transmitted signals. Thus in order to deal with co antenna interference (CAI), channel estimation can efficiently use orthogonality between pilots to recover channel over all links. To carry out the DCT based channel estimation, the least square (LS) method has to be first applied to pilot subcarriers. The channel estimated response at the *j*-th receive antenna is estimated by using the demodulated pilots signal (*k*) and the known pilot symbols (*k*) in the frequency domain. For WLAN transmissions using two transmit antennas and preamble symbols, we can write as follows,

Where H_{ij} is the discrete response between the *i*-th transmit antenna and the *j*-th receive antenna. Without using any knowledge of the statistics on the channels, the LS estimators can therefore be estimated as,

$$H_{1j,LS} = H_{1j} + \frac{1}{2} \left(\left(\text{diag}(X) \right)^{-1} E(0) + E(1) \right)$$

$$H_{0j,LS} = H_{0j} + \frac{1}{2} \left(\left(\text{diag}(X) \right)^{-1} E(0) + E(1) \right)$$

10

It was observed that the accuracy of LS estimated channel response is degraded by the noisy component (Nguyen, 2004).

MDCT based channel Estimation

To improve the accuracy of the channel estimation, the DCT-based method has been proposed in order to reduce the noise component and the high frequency components in the transform domain (Kobayashi, 2004). Figure 5 illustrates the smoothing process using DCT. After removing the unused subcarriers, the estimated channel response given is first converted into the transform domain by the DCT algorithm and a smoothing filter is applied. After the smoothing, the IDCT is applied to return in the frequency domain. The channel impulse response in the transform domain is then given by the following equation 11,



Figure 5. Smoothing of signal using DCT

The frequency channel response is given by

 $H_{ij,LS,k} = \sum_{N=0}^{n-1} h_{ij,LS,n}^{MDCT} \cos\left[\frac{\pi}{2N} \left(2n+1+\frac{N}{2}\right) (2K+1)\right]$ 12

In order to reduce the complexity of the DCT based channel estimation, the whole DCT window will be divided into R blocks by using the lemma. If DCT windows are applied on N/R adjacent subcarriers among M in the frequency domain, useful energy of the corresponding channel impulse response will be concentrated on the first 2L/R samples in the transform domain. The principle of this approach is represented in Figure 6.

A DCT of size M/R is applied to each block and a smoothing filter of size W = 2L/R is used for noise reduction. After the smoothing, the IDCT of size M/R is applied to return into the frequency domain.



Figure 6. Separation of whole window into 8 blocks of size 8

In this approach there are two observations,

1. If we choose the size of the DCT blocks as a power of 2, the complexity will be significantly reduced by using some fast DCT algorithms,

2. The noise power is averaged on N samples instead of M in this approach. Thereby it presents a gain in comparison with the classical DCT based channel estimation.

Implementation of the proposed method

The flowchart represented in Figures 7 and 8 shows all phases of the channel estimation design and implementations. As shown in Figure 7, the binary data is given as input to the transmitter. The data to be transmitted on each carrier is modulated into a Quadrature Amplitude modulation format. The data on each symbol is mapped. In the simulations we used 16-QAM modulation. In order to identify the input from the different transmitter and for the least square channel estimation the pilot insertion is carried out.

After the required spectrum is worked out, an inverse discrete cosine transform is used to find the corresponding time waveform. The guard period is then added to the start of each symbol to avoid inter symbol interference. A Channel model is then applied to the transmitted signal. The model allows for the signal to noise ratio and multipath to be controlled. The signal to noise ratio is set by adding a known amount of noise to the transmitted signal (Li, 1999; Diallo, 2009).



Figure 7. Flowchart of mimo-ofdm module

At the receiver side reverse operations are carried out. Inverse cyclic prefix is performed to remove the guard interval. Discrete cosine transform is performed to get corresponding frequency waveform. Later pilot extraction is performed to identify the respective transmitter and for the least square channel estimation. Least square channel estimation is used to calculate the channel estimation coefficients with less complexity. Since the least channel estimation cannot remove the error, discrete channel estimation with modified discrete cosine transform algorithm is used and channel coefficients are obtained with less complexity and high accuracy are obtained.



Figure 8. Flowchart of dct channel estimation

As shown in Figure 8, the input data (HLS) are found using software environment. After, the LS estimates are separated into 8 blocks of size 8 according to the principle detailed in the Figure 8. The cosine values defined are given as bit file which is stored in the memory module. One 8 points DCT based channel estimation (one IMDCT and one MDCT with the proposed Modified dct algorithm) is considered in this design. Therefore, as the number of output, the DCT estimated coefficients (HMDCT) will be obtained 8 by 8. The modified discrete transform algorithm is used in the DCT coefficient estimation. It is designed to be performed on consecutive blocks of a larger dataset, where subsequent blocks are overlapped so that the last half of one block coincides with the first half of the next block. This overlapping, in addition to the energy-compaction qualities of the DCT, makes the MDCT important for signal compression applications, since it helps to avoid artifacts stemming from the block boundaries. The design is simulated and validated using ModelSim which is a functional hardware simulation. Thereafter, the Verilog source code is synthesized for Vertex 5 FPGA component.

Design Flow Using Verilog

The Figure 9 summarizes the high level design flow for an ASIC (i.e. gate array, standard cell) or FPGA. In a practical design situation, each step described in the following sections may be split into several smaller steps, and parts of the design flow will be iterated as errors are uncovered.

System-level Verification as a first step, Verilog may be used to model and simulate aspects of the complete system containing one or more ASICs or FPGAs. This may be a fully functional description of the system allowing the specification to be validated prior to commencing detailed design.



Figure 9. Design Flow of Verilog

RTL design and test bench creation

Once the overall system architecture and partitioning is stable, the detailed design of each ASIC or FPGA can commence. This starts by capturing the design in Verilog at the register transfer level, and capturing a set of test cases in Verilog. Test case generation is a major task that requires a disciplined approach and much engineering ingenuity: the quality of the final ASIC or FPGA depends on the coverage of these test cases.

RTL verification

The RTL Verilog is then simulated to validate the functionality against the specification. RTL simulation is usually one or two orders of magnitude faster than gate level simulation, and experience has shown that this speed-up is best exploited by doing more simulation, not spending less time on simulation.

Look-ahead Synthesis

Although some exploratory synthesis will be done early on in the design process, to provide accurate speed and area data to aid in the evaluation of architectural decisions and to check the engineer's understanding of how the Verilog will be synthesized, the main synthesis production run is deferred until functional simulation is complete.

Simulation flow

Creating the Working Library

In ModelSim, all designs are compiled into a library. Typically start a new simulation in ModelSim by creating a working library called "work". "Work" is the library name used by the compiler as the default destination for compiled design units.

Compiling Design

After creating the working library, compile the design units into it. The ModelSim library format is compatible across all supported platforms. So design can be simulated on any platform without having to recompile the design.



Figure 10. ModelSim tool structure

Loading the Simulator with Design and Running the Simulation. With the design compiled, load the simulator with the design by invoking the simulator on a top-level module (VHDL) or a configuration or entity/architecture pair (VHDL). Assuming the design loads successfully, the simulation time is set to zero, and enter a run command to begin simulation.

Debugging Results.

If the results are not proper, then ModelSim's robust debugging Environment is used to track down the cause of the problem.

Results and Discussion

An MIMO-OFDM system is modeled using Xilinx ISE and ModelSim to allow various parameters of the system to be varied and tested. The aim of doing the simulations is to measure the performance of OFDM system under different channel conditions, and to check the complexity of MDCT channel estimation. The experimental results include synthesis results of MDCT and IMDCT in the form of design summary, RTL schematic, DCT, IDCT simulation results. It also includes the results of synthesis of whole MIMO-OFDM with power analysis and FPGA layout results.

The design is simulated and validated using ModelSim which is a functional hardware simulation. Thereafter, the verilog source code is synthesized forvertex5 FPGA component. The synthesis results are presented in the table.

Parameters	Results	
LOGIC CELLS	830	
PERIOD	4.346 ns	
POWER	0.868 w	

Table 1. FPGA validated simulation output

Figure 11 shows the simulation of DCT output. The percentage of device utilization in the simulation is estimated as in the figure. Similarly Figure 12 shows the simulation of IDCT output. The percentage of device utilization in the simulation is estimated as in the figure.

	dct Project Status (06/15/2014 - 15:29:21)										
Project File:	FINAL.xise	Parser Errors:	No Errors								
Module Name:	dct	Implementation State:	Synthesized								
Target Device:	xc5vlx110t-2ff1136	• Errors:									
Product Version:	ISE 14.2	• Warnings:									
Design Goal:	Balanced	Routing Results:									
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:									
Environment:	System Settings	• Final Timing Score:									

Device Utilization Summary (estimated values)										
Logic Utilization	Used	Used Available Utilization								
Number of Slice Registers	1901	69120	2%							
Number of Slice LUTs	2412	69120	3%							
Number of fully used LUT-FF pairs	1332	2981	44%							
Number of bonded IOBs	18	640	2%							
Number of BUFG/BUFGCTRLs	1	32	39							
Number of DSP48Es	20	64	31%							

Figure11. Design summary of DCT

	idct Project Status											
Project File:	FINAL.xise	Parser Errors:	No Errors									
Module Name:	idct	Implementation State:	Synthesized									
Target Device:	xc5vlx110t-2ff1136	• Errors:	No Errors									
Product Version:	ISE 14.2	• Warnings:	127 Warnings (123 new)									
Design Goal:	Balanced	Routing Results:										
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:										
Environment:	System Settings	• Final Timing Score:										

Device Utilizati	ion Summary (estima	ated values)		[-]
		-	and the second	
Logic Utilization	Used	Available	Utilization	
Number of Slice Registers	1071	69120		1%
Number of Slice LUTs	1477	69120		2%
Number of fully used LUT-FF pairs	780	1768		44%
Number of bonded IOBs	23	640		3%
Number of BUFG/BUFGCTRLs	1	32		3%
Number of DSP48Es	12	64		18%

Figure 12. Design Summary of IDCT

The signal is given input to the Resistor Transistor Logic circuit along with the clock signal. Figure 13 shows the simulation of RTL for DCT and IDCT.



Figure 13. RTL Schematic representation of DCT and IDCT

The combined simulation output for combination of DCT_IDCT is as shown in Figure 14.

	wave - default		A STREET, SALES AND A STREET,
Numaria Numaria Numaria Numaria Numaria • Industrianti • Industrindustrianti • Industrindustrianti • In	le fait Yew Add Format Icol	s <u>Window</u>	
Numaria Numaria Numaria Numaria Numaria • Industrianti • Industrindustrianti • Industrindustrianti • In	100 B# 1 88 22	A2 3 8 8	4.4.2. \$ H226 22 2 3 4 4 4 10 10 4 10 10 10 7 2 2 3 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
Mit Achini JA Set Mit Achini JA Set Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Achini JA Mit Ach			
Part Andrek Ji XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX	Ant_extRet		فتحادث فتحديدا والمنابقة والمتحادا والمتحد والمتحد والمتحد والمتحد والمتحد والمحديد والمتحاد والمتحد
Apr. Apr. J. M. MONOLINGO MONOLINGO MONOLINGO Apr. Apr. J. M. Status (J. M. J. M. J	🔸 itt striker	3000 1010	
Art. 2014/L (M2 A Et Control (M2 A) Control (M2 A) <thcontrol (m2="" a)<="" t<="" td=""><td>Mar julet (Mer july</td><td>0000010100000</td><td></td></thcontrol>	Mar julet (Mer july	0000010100000	
Hit points (Alls) Hit Hit points (Alls) Hit poi	Act_act/rdv_sig		
Mit Site	i 🔷 /idict_idict_1/idict_2d	000001010000	
Art scalad: Description Description Description Mit addit; Mit addit; </td <td>A let wither store</td> <td>21</td> <td></td>	A let wither store	21	
Mart 2000,	Mid_ekct/likt_LARST	94	
Mart 2000,	🛀 Aldt_ekt/dct_t/en	20001210	0000010100000
• ##1.45451_0mmy34 301400 301400 10011 1 <td< td=""><td>💧 /kt.skt/kt.t/m</td><td></td><td></td></td<>	💧 /kt.skt/kt.t/m		
Microsoftal Unitary	🐴 Akt_AktAkt_Limenory ia	01303255	
Art. dot/dl. jumer/si Life/Life Art. dot/dl. jumer/si Life/Life Art. dot/dl. jumer/si Art. dot/dl. jumer/	🚮 Akt_sktjätt_Umenory2a	200112001	
Att dotta (web /r Att dot	😼 Alt_Alt/Alt_UnenryIa		
• Art schedt, Mod. /r 0000181 00000181 0000181 0000181<	😽 likt_ekt/ikt_Umenory4a		
Art, saladi, Uwa Jr. Second Jr. <	😽 Not uktilist sikal ja	00001010	00001018
Articidati, Mal/n 0000103	🖌 nitt jätt jätt jätt 🕹	3000 1315	
Art geldet, Mar, J. Mark, Sales, J. Mark, J. Mark, Sales, J. Mark, J. Mark, Sales, J. M	🐴 Aktjektiktji/wa2jn	00901010	2000/1018
4 Add added 1 (wad p) 0000101 00000101 00000101 0000101	n 🖯 🕹 🕹 🕹	300013310	
Att assist Uwe /r (att assist Uwe /r))))))))))))))))))))))))))))))))))))	😼 Jáz jácijác "Uvaň je		
Bit jashid (wa) //r 00000000 0000000 0000000 0000000 0000000 00000000 00000000 0000000 0000000<	n, davlit, tolitike, tolitike, tolitik	30001010	00001015
• Mit daskat Juko /me 00000000 0000000 0000000<	ni levij tikite 👬		2000.018
Appl. Laplet, L	idot jaktyliot jika?jm	00001010	
Aut.gehds_live_res 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 000000000 000000000 000000000 000000000 000000000 000000000 000000000 000000000 000000000 000000000 0000000000000000 000000000000000000000000000000000000	ev_Ceal_tXidt_LikeC_rep	300000/2020	
Not skript (wk) yw 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000000000 000000000 000000000 000000000 000000000 000000000 00000000000000000 0000000000000000000000000000 000000000000000000000000000000000000	er_ted_tids_time_		
Mat_abuti_UveA_mg 00000100 <td>pan (kan) (kan) (kan) (kan)</td> <td>100001010</td> <td></td>	pan (kan) (kan) (kan) (kan)	100001010	
Mart (abble) (wid) reg 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000000000 000000000 000000000 000000000 000000000 000000000 0000000000000 000000000000000 000000000000000000000000000000000000	per_Carki_thithit in 🚱	000003030	
Mart (abble) (wid) reg 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 0000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 00000000 000000000 000000000 000000000 000000000 000000000 000000000 0000000000000 000000000000000 000000000000000000000000000000000000	🚰 käst jäst käst jäva 4 joog	000001010	
Mittagestel Unit 7 mg WWWW 200 WWWW 200 WWWW 200 ************************************		00000111	
	😽 Aktuatiat Livel (veg	000000000	
1 2000 p		000001010	
	and an		
Garage 1 305400 ns	100 A	Now 300000 ps	207000 pt 200000 pt 100000 pt 111000 pt 111000 pt
	Curr	sor 1 309400 ps	20400 ge

Figure 14. DCT_IDCT Simulation results

The RTL circuit for DCT_IDCT is shown in Figure 15.



Figure 15. RTL Schematic representation of DCT_IDCT

Figure 16 shows the simulation of MIMO-OFDM output. The percentage of device utilization in the simulation is estimated as in the figure.

	mimo_o	ofdm_top Project St	atus (06/15/2014 - 16:32	:49)						
Project File:	FINAL.xise		Parser Errors:					No Errors			
Module Name:	mimo_ofdm_top	i	Imple	mentation State:			Synthesize	d			
Target Device:	xc5vlx110t-2ff1	136		• Errors:							
Product Version:	ISE 14.2			• Warnings:							
Design Goal:											
Design Strategy:	Xilinx Default (u	nlocked)		 Timing Constraint 	s:						
Environment:	System Settings	l		• Final Timing Score	5						
	Device Ut	ilization Summary (estima	ited values)					Ð		
Logic Utilization		Used		Available		Utiliza	tion				
Number of Slice Registers			830		20480				4%		
Number of Slice LUTs			941		20480				4%		
Number of fully used LUT-FF plys			562		1209				46%		
Number of bonded IOBs			23		360				6%		
Number of BUFG/BUFGCTRLs			1		32				3%		
Number of DSP48Es			8		64				12%		
۰		-									

Figure 16. Design Summary of MIMO-OFDM Top Module

Figure 17 shows the schematic representation of RTL circuit for MIMO-OFDM signal. The circuit consists of two RTL circuit for transmission and one for receiver.



Figure 17. RTL Schematic representation of MIMO-OFDM Module

wave - default	的未正正死	Course and	1.100																			1	0
e Edit View A	dd Format Too	is Window																					
	NB22	ALS	0	4.00	× 1	-	131	100 ns 🛊	11	B)	P 0	E 🕤	3	25	٤đ	R	۹. :		3-1	1			
No	sages																						
A press price at			Ln.	ЛЧ	ш	7.5	LTJ	uu	upu.				LD	л	1.1	74	747	LП	, Tu		J	-Tu-	цu
A men plan p													t Antine	with the	tb/clk	8 531/	9 me						
na harden s	5360	2090										0	in many										
tal have start	nidet 0101	57107																					
🖕 Jama, alàn, 5																							
of the star t		3.000		1																			
🗢 /mo_stin_s		1.00		1101.0		-	1101.00		_	_	1101.000			10000	0111 100			and the same			C10 100	0 100 10 XX	112010
 /neno_ofde_t 		A COLORED	10 101	101013	111 001	100001100	1,00,00,00		20 001-011	20011	10.10 10 5000	20000		100.00	1111 M. 100	2002	000.00	10,000	110011 ba 9	11.22	2 10 1000 A 100	100100	111000
d hans start 5		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	211	be b	1. 10	101 100	21 20	bt by	in in	10000	011	he h	6 ne	he	e he	211	0.00	in hit	Di k	10 1	1 10	no h	1
d mms often t											ПП												
🔞 hana jafàn ji				-				_														-	
🖕 inno, sfán, s	blusted Sti																						
🐴 hano,otan g		0.000																					
right have been the		0100															-						
of theme pattern, the		8																					
🔶 kana pilan t		3 100	-	11101 1			1 10 1 200	00 15		_	1101 000			10000	111 1000	a distant	_		-		0 10 1000	-	111 2010
			-	-	010 111 001	l ba	10010 000			200131		0000		10010			1000 000	112 2000				n indas in	
👍 pana stan s		0.000		he h	a ha	Taxast 12	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	in the second	1001101			10000	Ne	146	100	190	* *	Landson	ne P	100.00	e in he	Sec. 11	THE WORL
d meaters		2000		ba . b	1	01.00	. 01. 00	bi bi	200	10000	010	be. 10	0	be i	te ba	. 011	1001		01.1	10.01	1. 00.	bo b	1. 200
📣 hano pilan d	01010110		bù.	hi h	1. 80.	he he	in terms of	a la mila	- Dom	b1	it. 100.	. bi b	r milite	lar m	a br	. ból	dbt		to 1	1	a da	Jank.	-
📣 himo shin s	BAR. 01330130	20000	200.	21.2	1	be be			20	011	11	. bi b	1	100	01 100	200	11		21 8	0.7	1. 200.	. 20 R	1
🗳 hano pilan f		200000	- 24	100	0	21. 10	01 00	- 01 IX		10.1	<u>0 10</u> ,	de b	0.01	100	ir. 10		1.01	m bós	4411	1	0.011	du de	1
🥠 himo jalah j		220		300 . 10	0	01			. Ø!	Q0	20	. In In	0	30000	010 200	. m.	01 . 01		0001)	1	0 61	BL.E	120
🔶 hano phin s		2		10.1	1	bt. bt				01)	11	. b1. b	tbt.	10	21 . 10	. 20	um di		. b1k	ė	1.10	. 20. J.	1
A hano,oton,o		0	00.	li.	hu line	200 200		RR		DL3	11	hh. R	Lukh		1 10		1.0		El.	0	1	Mark.	L. Rind
		0.000	0.	100 D	0	01.00 01.00			and Man	ine in	20. 100.	10 D	0	AU	00.100	Min.	101	001	10000	21	6. Al.	Din B	La plan
			-	10.1	CO.	A. 19		21	Man.	100 L 1	New Wes	- A	Vite Vite	0000	111 10		din Ali			distantial in	Mar. Alder	and a	ALL AND U
4 mouths																		1				h r	
🔞 Jama Jalan J																							
-	100 million (1997)					-						-									-		_
	COMPLEX BUILDINGS	505 pt		52000			\$2,500	×		5300	100		52	800 28			54000	28			94500 26		
- 0	untor 1 2	900 pt																					

Figure 18 shows the simulation output of MIMO-OFDM transmission signal.

Figure 18. MIMO-OFDM simulation

The table for the asynchronous clock signal information is as shown in Figure 19. The maximum period for the transmission of the signal was 4.346 nano seconds.



Figure 19. Timing Summary for MIMO-OFDM

The power consumption for the transmission over the channel is analysed as shown in Figure 20. However, the overall output FPGA layout is as shown in Fgure 21.

D	E	F	G	Н	IJ	K	L	М	N
On-Chip	Power (W)	Used	Available	Utilization (%)	Supply	Summary	Total	Dynamic	Quiescent
Clocks	0.120	281	+	-	Source	Voltage	Current (A)	Current (A)	Current (A)
Logic	0.000	20886	49152	42	Vccint	1.200	0.531	0.100	0.431
Signals	0.000	27131	4	-	Vccaux	2.500	0.091	0.000	0.091
DSPs	0.000	140	512	27	Vcco25	2.500	0.002	0.000	0.002
DCMs	0.000	0	8	0					
10s	0.000	37	640	6			Total	Dynamic	Quiescent
Leakage	0.748				Supply	Power (W)	0.868	0.120	0.748
Total	0.868								
100		Effective TJA	Max Ambient	Junction Temp					
Thermal	Properties	(C/W)	(C)	(C)					
		6.2	79.6	55.4					





Figure 21. FPGA Layout For MIMO-OFDM

Conclusion

In this work, we have studied LSE and DCT estimators for channel estimation in MIMO-OFDM. The estimators in this study can be used to efficiently estimate the channel in an OFDM system given certain knowledge about channel statistics. High Signal to Noise Ratio can be obtained using the LSE estimator which is both simple and adequate. The LSE estimator has low complexity. For the error which cannot be removed completely using Least Square Estimator, further processing is carried out using DCT channel estimation. High accuracy is obtained using DCT channel estimation. Using the Modified Discrete Cosine transform algorithm low complexity has been achieved. The channel estimation module architecture is designed, synthesized and validated. The final synthesis results encourage the use of DCT based channel estimation for any coherent MIMO-OFDM system.

References:

Bhoyar, D. B., and Niranjane, V. B. (2012). Channel Estimation for MIMO-OFDM Systems. International Journal of Engineering Research and Applications (IJERA), 2(1), 044-050.

Chen, C. S., and Wong, W. S. (2006). A robust access protocol for wireless sensor networks. In Military Communications, IEEE Conference, MILCOM, pp. 1976-1981.

Coleri, S., Ergen, M., Puri, A., and Bahai, A. (2002). Channel estimation techniques based on pilot arrangement in OFDM systems. Broadcasting, IEEE Transactions on, 48(3), 223-229.

Colieri, S., Ergen, M., Puri, A., and Bahai, A. (2002). A study of channel estimation in OFDM systems. In Vehicular Technology Conference, 2002. Proceedings. VTC 2002-Fall. 2002 IEEE 56th, 2, 894-898.

Diallo, M., Rabineau, R., Cariou, L., and Hélard, M. (2009). On Improved DCT Based Channel Estimation with Very Low Complexity for MIMO-OFDM Systems. In VTC spring.

Diallo, M., Rabineau, R., Cariou, L., and Hélard, M. (2010). Transform Domain based Channel Estimation for 3GPP/LTE Systems. SCIYO. COM.

Kobayashi, H., and Mori, K. (2004). Proposal of OFDM channel estimation method using discrete cosine transform. In Personal, Indoor and Mobile Radio Communications, 2004. PIMRC 2004. 15th IEEE International Symposium on, 3, 1797-1801.

Li, Y., Seshadri, N., and Ariyavisitakul, S. (1999). Channel estimation for OFDM systems with transmitter diversity in mobile wireless channels. Selected Areas in Communications, IEEE Journal on, 17(3), 461-471.

Nguyen, V. D., and Pätzold, M. (2004). Least square channel estimation using special training sequences for MIMO-OFDM systems in the presence

of intersymbol interference. In Nordic Radio Symposium (NRS), Oulu, Finland.

Princen, J., and Bradley, A. (1986). Analysis/synthesis filter bank design based on time domain aliasing cancellation. IEEE Transactions on, Acoustics, Speech and Signal Processing, 34(5), 1153-1161.

Princen, J., Johnson, A., and Bradley, A. (1987). Subband/transform coding using filter bank designs based on time domain aliasing cancellation. In Acoustics, Speech, and Signal Processing, IEEE International Conference on ICASSP'87, 12, 2161-2164.

Wang, J., and Qiu, Y. (2012). A new DFT based channel estimation method for OFDM systems over multipath channels. In 2012 National Conference on Information Technology and Computer Science. Atlantis Press, 690-693.