Galupa, N. Logic Circuits Timing Analysis Using Timed Logic Variables. ESJ 2016, 12, 35.