GALUPA, N. Logic Circuits Timing Analysis Using Timed Logic Variables. European Scientific Journal, ESJ, v. 12, n. 18, p. 35, 29 Jun. 2016.