Galupa, Nicolae. 2016. “Logic Circuits Timing Analysis Using Timed Logic Variables”. European Scientific Journal, ESJ 12 (18), 35. https://doi.org/10.19044/esj.2016.v12n18p35.