[1]
R. Kshirsagar and S. Sharma, “AN ALGORITHM FOR FAULT TOLERANCE IN FPGA”, ESJ, vol. 9, no. 24, Aug. 2013.