N. Galupa, “Logic Circuits Timing Analysis Using Timed Logic Variables”, ESJ, vol. 12, no. 18, p. 35, Jun. 2016.