Galupa, N. “Logic Circuits Timing Analysis Using Timed Logic Variables”. European Scientific Journal, ESJ, Vol. 12, no. 18, June 2016, p. 35, doi:10.19044/esj.2016.v12n18p35.