Galupa N. Logic Circuits Timing Analysis Using Timed Logic Variables. ESJ [Internet]. 2016Jun.29 [cited 2024Nov.23];12(18):35. Available from: https://eujournal.org/index.php/esj/article/view/7598