AN ACCELERATION OF FPGA-BASED RAY TRACER

  • Raisa Malcheva Donetsk National Technical University, Ukraine
  • Mohammad Yunis Donetsk National Technical University, Ukraine

Abstract

The Hardware implementations of the Ray Tracing algorithm are analyzed. A possibility of not all pixels tracing is discussed. The structure of Modified FPGA-based system is proposed. A productivity of Modified Ray Tracing algorithm is researched.

Downloads

Download data is not yet available.
Published
2014-03-26
How to Cite
Malcheva, R., & Yunis, M. (2014). AN ACCELERATION OF FPGA-BASED RAY TRACER. European Scientific Journal, ESJ, 10(7). https://doi.org/10.19044/esj.2014.v10n7p%p